Figure 1 from A 4kB 500MHz 4T CMOS SRAM using lowV/sub THN/ bitline(04)

Save Image

Image gallery: Why We Use Latch In Output Of A Sram